ICSMV 2026
Introduction to Digital IC Design: From RTL to GDSII
- General Information
- Symposia
- Advanced and Quantitative Materials Characterization
- Atomic-Scale Processing, Plasma, and Vacuum
- Biomaterials and Polymers
- Computational and Theoretical Design of Materials and Interfaces
- Luminescence Phenomena: Materials and Applications
- Microelectronics and MEMS
- Nanoestructures
- Semiconductors
- Renewable Energy: Materials and Devices
- Tribology, Surfaces and Interfaces
- Thin Films
- Science Outreach
- Simposio Dr. Muhl
- Simposio Dr. Machorro
- Plenary Lectures
- Short Courses
- Committees
- Awards/Grants
- Fees
- Congress Registration
- Abstract Submission
- Sponsors and Exhibit
- Hotel Accomodation 2026
- Calls
“Introduction to Digital IC Design: From RTL to GDSII”
4 hrs
This introductory course provides a comprehensive overview of the digital integrated circuit (IC) design flow, guiding participants from Register Transfer Level (RTL) design to the generation of the final GDSII layout. Through a hands-on approach, students will learn the fundamental concepts and methodologies used in modern ASIC development, bridging the gap between hardware description and its physical realization. The course covers the complete open-source RTL-to-GDS workflow, structured through the following toolchain: Digital Design & Verification, Logic Synthesis, and Physical Design & Layout.
All laboratory exercises are based on 100% open-source tools, enabling participants to gain practical, reproducible experience without requiring commercial software licenses. By the end of the course, students will understand how abstract digital logic is transformed into the geometric patterns and material layers that define a physical microelectronic device.
Arturo Torres Sánchez received the Ph.D. degree in Science with a specialization in Electronics from the Instituto Nacional de Astrofísica Óptica y Electrónica (INAOE), México, in 2021. He is currently a Postdoctoral Researcher at the Centro de Nanociencias y Micro y Nanotecnologías (CNMN) of the Instituto Politécnico Nacional (IPN), Mexico. His research interests focus on the modeling, simulation, fabrication, and characterization of thin-film devices based on metal oxides, particularly amorphous Indium– Gallium–Zinc Oxide (a-IGZO), for integration into analog and digital circuits on flexible substrates.
ORCID: 0000-0001-6696-4476
E-mail: atorressa@ipn.mx
Isai Salvador Hernández-Luna holds a Ph.D. in Science with a specialization in Electrical Engineering from Cinvestav-IPN. He is a Guest Researcher at the National Laboratory of Micro and Nanotechnology (LNμnT) of the Center for Nanosciences and Micro and Nanotechnologies (CNMN-IPN). His research interests focus on the design, fabrication, modeling, and characterization of semiconductor devices, integrated circuits, and thin-film electronics, with an emphasis on thin-film transistors (TFTs), two-dimensional (2D) materials, and flexible electronics. He is a member of the Institute of Electrical and Electronics Engineers (IEEE) and the Electron Devices Society (EDS).
ORCID: 0000-0002-6523-1067
E-mail: hdezisai@ieee.org
Submit Your Contribution
We invite scholars and researchers to present their latest results, experimental insights and technological developments in this evolving and foundational area of materials science.
